


FIG. 1A



100




FIG. 1C

115
↓




FIG. 2A




Fig. 2B

270





FIG. 3



TRUTH TABLE 420					
ACCESS TYPE			ISOLATED ACCESS	ISOLATED BUS CYCLE	RING- LEVEL
ISOLATED ENABLED STATE	M/IO#	RD/WR#			
X	X	X	DE-ASSERTED	NOT AVAILABLE	0
ENTRY (p.g., ISO- INIT)	X	X	ASSERTED	THREAD ENTRY	0
WITHDRAWN (p.g., ISO- CLOSE)	X	X	ASSERTED	THREAD WITHDRAWAL	0
X	MEMORY REFERENCE	READ	ASSERTED	ISOLATED DATA READ	0
X	MEMORY REFERENCE	WRITE	ASSERTED	ISOLATED DATA WRITE	0
X	I/O REFERENCE	READ	ASSERTED	ISOLATED CONTROL READ	0
X	I/O REFERENCE	WRITE	ASSERTED	ISOLATED CONTROL WRITE	0

Fig. 4



START

510
DEFINE ISOLATED MEMORY AREA USING
ISOLATED SETTING (e.g., ISOLATED MASK AND BASE VALUES)

520
ASSERT EXECUTION MODE WORD IN PROCESSOR CONTROL
REGISTER TO CONFIGURE PROCESSOR IN ISOLATED
EXECUTION MODE

530
is
PHYSICAL
ADDRESS WITHIN
ISOLATED MEMORY
AREA ?
NO

540
YES
ASSERT ISOLATED ACCESS SIGNAL

535
540
GENERATE FAILURE
OR FAULT CONDITION
OR ACCESS ~~IF~~ NON-
ISOLATED MEMORY
AREA IF ALLOWED

550
WHAT
IS
ACCESS
TYPE ?
MEMORY
REFERENCE
ENABLED ENTRY/WITHDRAWAL
STATE
INPUT/OUTPUT
REFERENCE

560
GENERATE DATA
ACCESS CYCLE

570
GENERATE CONTROL
ACCESS CYCLE

580
GENERATE THREAD
ACCESS CYCLE

END

FIG. 5

00160015632560